ESP32 pin notes
This commit is contained in:
parent
160dd0af4b
commit
d405666d8a
1 changed files with 12 additions and 8 deletions
|
|
@ -54,12 +54,12 @@ P0.07 D6 P0.15 MISO P0.31 P1.15
|
|||
FEATHER ESP32:
|
||||
P0.00 P0.08 P0.16 16/RX P0.24 P1.00 32/A7
|
||||
P0.01 P0.09 P0.17 17/TX P0.25 25/A1 P1.01 33/A9/SS
|
||||
P0.02 P0.10 P0.18 18/MOSI P0.26 26/A0 P1.02 34/A2
|
||||
P0.02 P0.10 P0.18 18/MOSI P0.26 26/A0 P1.02 34/A2 (in)
|
||||
P0.03 P0.11 P0.19 19/MISO P0.27 27/A10 P1.03
|
||||
P0.04 4/A5 P0.12 12/A11 P0.20 P0.28 P1.04 36/A4
|
||||
P0.04 4/A5 P0.12 12/A11 P0.20 P0.28 P1.04 36/A4 (in)
|
||||
P0.05 5/SCK P0.13 13/A12 P0.21 21 P0.29 P1.05
|
||||
P0.06 P0.14 14/A6 P0.22 22/SCL P0.30 P1.06
|
||||
P0.07 P0.15 15/A8 P0.23 23/SDA P0.31 P1.07 39/A3
|
||||
P0.07 P0.15 15/A8 P0.23 23/SDA P0.31 P1.07 39/A3 (in)
|
||||
|
||||
RGB Matrix FeatherWing:
|
||||
R1 D6 A A5
|
||||
|
|
@ -98,11 +98,15 @@ RGB+clock are on different PORTs on nRF52840.
|
|||
uint8_t latchPin = A2;
|
||||
uint8_t oePin = A3;
|
||||
#elif defined(ESP32)
|
||||
uint8_t rgbPins[] = {A5, 14, 15, 27, 21, 12};
|
||||
uint8_t addrPins[] = {A7, A4, A3, A2};
|
||||
uint8_t clockPin = 13;
|
||||
uint8_t latchPin = 16; // RX
|
||||
uint8_t oePin = 17; // TX
|
||||
// 'Safe' pins (not overlapping any peripherals):
|
||||
// GPIO.out: 4, 12, 13, 14, 15, 21, 27, GPIO.out1: 32, 33
|
||||
// Peripheral-overlapping pins, sorted from 'most expendible':
|
||||
// 16, 17 (RX, TX), 25, 26 (A0, A1), 18, 5, 9 (MOSI, SCK, MISO), 22, 23 (SCL, SDA)
|
||||
uint8_t rgbPins[] = {4, 12, 13, 14, 15, 21};
|
||||
uint8_t addrPins[] = {16, 17, 25, 26};
|
||||
uint8_t clockPin = 27;
|
||||
uint8_t latchPin = 32;
|
||||
uint8_t oePin = 33;
|
||||
#endif
|
||||
|
||||
Adafruit_Protomatter matrix(
|
||||
|
|
|
|||
Loading…
Reference in a new issue