feat(3rd_party_board):Add GPIO pin mappings for M5Stack CamS3 Unit and select OPI PSRAM by default (#9688)
* feat(camera): Add GPIO pin numbers for M5Stack CamS3 Unit * docs(troubleshooting): Update guide for M5UnitCamS3 PSRAM configuration * fix(): Remove QSPI option from M5Stack CamS3 * ci(pre-commit): Apply automatic fixes * fix(): Make OPI PSRAM option as default * fix(): Revert troubleshooting addition --------- Co-authored-by: Jan Prochazka <90197375+P-R-O-C-H-Y@users.noreply.github.com> Co-authored-by: pre-commit-ci-lite[bot] <117423508+pre-commit-ci-lite[bot]@users.noreply.github.com>
This commit is contained in:
parent
ca28e65f4d
commit
8091b7a77c
3 changed files with 26 additions and 7 deletions
11
boards.txt
11
boards.txt
|
|
@ -19365,7 +19365,7 @@ m5stack_unit_cams3.build.partitions=default
|
||||||
m5stack_unit_cams3.build.defines=
|
m5stack_unit_cams3.build.defines=
|
||||||
m5stack_unit_cams3.build.loop_core=
|
m5stack_unit_cams3.build.loop_core=
|
||||||
m5stack_unit_cams3.build.event_core=
|
m5stack_unit_cams3.build.event_core=
|
||||||
m5stack_unit_cams3.build.psram_type=qspi
|
m5stack_unit_cams3.build.psram_type=opi
|
||||||
m5stack_unit_cams3.build.memory_type={build.boot}_{build.psram_type}
|
m5stack_unit_cams3.build.memory_type={build.boot}_{build.psram_type}
|
||||||
|
|
||||||
## IDE 2.0 Seems to not update the value
|
## IDE 2.0 Seems to not update the value
|
||||||
|
|
@ -19381,15 +19381,12 @@ m5stack_unit_cams3.menu.JTAGAdapter.bridge=ESP USB Bridge
|
||||||
m5stack_unit_cams3.menu.JTAGAdapter.bridge.build.openocdscript=esp32s3-bridge.cfg
|
m5stack_unit_cams3.menu.JTAGAdapter.bridge.build.openocdscript=esp32s3-bridge.cfg
|
||||||
m5stack_unit_cams3.menu.JTAGAdapter.bridge.build.copy_jtag_files=1
|
m5stack_unit_cams3.menu.JTAGAdapter.bridge.build.copy_jtag_files=1
|
||||||
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.enabled=QSPI PSRAM
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.enabled.build.defines=-DBOARD_HAS_PSRAM
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.enabled.build.psram_type=qspi
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.disabled=Disabled
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.disabled.build.defines=
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.disabled.build.psram_type=qspi
|
|
||||||
m5stack_unit_cams3.menu.PSRAM.opi=OPI PSRAM
|
m5stack_unit_cams3.menu.PSRAM.opi=OPI PSRAM
|
||||||
m5stack_unit_cams3.menu.PSRAM.opi.build.defines=-DBOARD_HAS_PSRAM
|
m5stack_unit_cams3.menu.PSRAM.opi.build.defines=-DBOARD_HAS_PSRAM
|
||||||
m5stack_unit_cams3.menu.PSRAM.opi.build.psram_type=opi
|
m5stack_unit_cams3.menu.PSRAM.opi.build.psram_type=opi
|
||||||
|
m5stack_unit_cams3.menu.PSRAM.disabled=Disabled
|
||||||
|
m5stack_unit_cams3.menu.PSRAM.disabled.build.defines=
|
||||||
|
m5stack_unit_cams3.menu.PSRAM.disabled.build.psram_type=qspi
|
||||||
|
|
||||||
m5stack_unit_cams3.menu.FlashMode.qio=QIO 80MHz
|
m5stack_unit_cams3.menu.FlashMode.qio=QIO 80MHz
|
||||||
m5stack_unit_cams3.menu.FlashMode.qio.build.flash_mode=dio
|
m5stack_unit_cams3.menu.FlashMode.qio.build.flash_mode=dio
|
||||||
|
|
|
||||||
|
|
@ -21,6 +21,7 @@
|
||||||
//#define CAMERA_MODEL_M5STACK_WIDE // Has PSRAM
|
//#define CAMERA_MODEL_M5STACK_WIDE // Has PSRAM
|
||||||
//#define CAMERA_MODEL_M5STACK_ESP32CAM // No PSRAM
|
//#define CAMERA_MODEL_M5STACK_ESP32CAM // No PSRAM
|
||||||
//#define CAMERA_MODEL_M5STACK_UNITCAM // No PSRAM
|
//#define CAMERA_MODEL_M5STACK_UNITCAM // No PSRAM
|
||||||
|
//#define CAMERA_MODEL_M5STACK_CAMS3_UNIT // Has PSRAM
|
||||||
//#define CAMERA_MODEL_AI_THINKER // Has PSRAM
|
//#define CAMERA_MODEL_AI_THINKER // Has PSRAM
|
||||||
//#define CAMERA_MODEL_TTGO_T_JOURNAL // No PSRAM
|
//#define CAMERA_MODEL_TTGO_T_JOURNAL // No PSRAM
|
||||||
//#define CAMERA_MODEL_XIAO_ESP32S3 // Has PSRAM
|
//#define CAMERA_MODEL_XIAO_ESP32S3 // Has PSRAM
|
||||||
|
|
|
||||||
|
|
@ -136,6 +136,27 @@
|
||||||
#define HREF_GPIO_NUM 26
|
#define HREF_GPIO_NUM 26
|
||||||
#define PCLK_GPIO_NUM 21
|
#define PCLK_GPIO_NUM 21
|
||||||
|
|
||||||
|
#elif defined(CAMERA_MODEL_M5STACK_CAMS3_UNIT)
|
||||||
|
#define PWDN_GPIO_NUM -1
|
||||||
|
#define RESET_GPIO_NUM 21
|
||||||
|
#define XCLK_GPIO_NUM 11
|
||||||
|
#define SIOD_GPIO_NUM 17
|
||||||
|
#define SIOC_GPIO_NUM 41
|
||||||
|
|
||||||
|
#define Y9_GPIO_NUM 13
|
||||||
|
#define Y8_GPIO_NUM 4
|
||||||
|
#define Y7_GPIO_NUM 10
|
||||||
|
#define Y6_GPIO_NUM 5
|
||||||
|
#define Y5_GPIO_NUM 7
|
||||||
|
#define Y4_GPIO_NUM 16
|
||||||
|
#define Y3_GPIO_NUM 15
|
||||||
|
#define Y2_GPIO_NUM 6
|
||||||
|
#define VSYNC_GPIO_NUM 42
|
||||||
|
#define HREF_GPIO_NUM 18
|
||||||
|
#define PCLK_GPIO_NUM 12
|
||||||
|
|
||||||
|
#define LED_GPIO_NUM 14
|
||||||
|
|
||||||
#elif defined(CAMERA_MODEL_AI_THINKER)
|
#elif defined(CAMERA_MODEL_AI_THINKER)
|
||||||
#define PWDN_GPIO_NUM 32
|
#define PWDN_GPIO_NUM 32
|
||||||
#define RESET_GPIO_NUM -1
|
#define RESET_GPIO_NUM -1
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue