33694a1fcc
* Migrate RP2040-specific bits to separate dirs * Add chip to boards.txt, isolate RP2040-specifics * Add RP2350 boot2, bearssl, and libraries * Platform.IO adjust to new paths * Add RPIPICO2 JSON for P.IO * Add RP2350 to Platform.io * Update Picotool and OpenOCD for all hosts * Use picotool to generate UF2s * Build separate libpico blobs serially Thanks for the review, @aarturo182 ! * Add RP2350 to CI * Allow Ethernet/WiFi building for RP2350 * Update Adafruit TinyUSB to latest * Test skip fix * Make RP2350 Picotool work. update USB ID * Fix EEPROM/FS flash locations RP2350 adds a 4K header sector to the UF2, meaning we have 4K less total flash to work with. Adjust all constants appropriately on the RP2350. * Adds ilabs board and PSRAM support. (#2342) * Adds iLabs boards and basic PSRAM support. * Make PSRAM come up as part of chip init Uses SparkFun psram.cpp to set timings on clocks which are defined in the variant file. Prefix things with RP2350_PSRAM_xxx for sanity. Users don't need to call anything, PSRAM "just appears". Still need to add in malloc-type allocation. * Add board SparkFun ProMicro RP2350 Same pinout as the SparkFun ProMicro RP2040 with 8MB PSRAM and RP2350 * Add TLSF library for use w/PSRAM Fork of upstream to include add'l C++ warning fixes. * Add pmalloc/pcalloc to use PSRAM memory free() and realloc() all look at the pointer passed in and jump to the appropriate handler. Also takes care of stopping IRQs and taking the malloc mutex to support multicore and FreeRTOS (when that workd) * Fix BOOTSEL for RP2350 * Add simple rp2040.idleOtherCore test * Add Generic RP2350 and clean up PSRAM menus Commercial boards now only have 1 size PSRAM, no need to have menu for them. * Add Solder Party RP2350 Stamp boards (#2352) * Add PSRAM heap info helpers, mutex lock mallinfo * Add RP2350 docs * FreeRTOS and OTA unsupported warnings for RP2350
75 lines
2.3 KiB
C
75 lines
2.3 KiB
C
#pragma once
|
|
|
|
// BTstack features that can be enabled
|
|
#define ENABLE_LOG_INFO
|
|
#define ENABLE_LOG_DEBUG
|
|
#define ENABLE_LOG_ERROR
|
|
#define ENABLE_PRINTF_HEXDUMP
|
|
#define ENABLE_SCO_OVER_HCI
|
|
|
|
#ifdef ENABLE_CLASSIC
|
|
#define ENABLE_L2CAP_ENHANCED_RETRANSMISSION_MODE
|
|
#endif
|
|
|
|
#ifdef ENABLE_BLE
|
|
#define ENABLE_L2CAP_LE_CREDIT_BASED_FLOW_CONTROL_MODE
|
|
#define ENABLE_LE_PERIPHERAL
|
|
#define ENABLE_LE_CENTRAL
|
|
#endif
|
|
|
|
// BTstack configuration. buffers, sizes, ...
|
|
#define HCI_OUTGOING_PRE_BUFFER_SIZE 4
|
|
#define HCI_ACL_PAYLOAD_SIZE (1691 + 4)
|
|
#define HCI_ACL_CHUNK_SIZE_ALIGNMENT 4
|
|
#define MAX_NR_AVDTP_CONNECTIONS 1
|
|
#define MAX_NR_AVDTP_STREAM_ENDPOINTS 1
|
|
#define MAX_NR_AVRCP_CONNECTIONS 2
|
|
#define MAX_NR_BNEP_CHANNELS 1
|
|
#define MAX_NR_BNEP_SERVICES 1
|
|
#define MAX_NR_BTSTACK_LINK_KEY_DB_MEMORY_ENTRIES 2
|
|
#define MAX_NR_GATT_CLIENTS 1
|
|
#define MAX_NR_HCI_CONNECTIONS 2
|
|
#define MAX_NR_HID_HOST_CONNECTIONS 1
|
|
#define MAX_NR_HIDS_CLIENTS 1
|
|
#define MAX_NR_HFP_CONNECTIONS 1
|
|
#define MAX_NR_L2CAP_CHANNELS 4
|
|
#define MAX_NR_L2CAP_SERVICES 3
|
|
#define MAX_NR_RFCOMM_CHANNELS 1
|
|
#define MAX_NR_RFCOMM_MULTIPLEXERS 1
|
|
#define MAX_NR_RFCOMM_SERVICES 1
|
|
#define MAX_NR_SERVICE_RECORD_ITEMS 4
|
|
#define MAX_NR_SM_LOOKUP_ENTRIES 3
|
|
#define MAX_NR_WHITELIST_ENTRIES 16
|
|
#define MAX_NR_LE_DEVICE_DB_ENTRIES 16
|
|
|
|
// Limit number of ACL/SCO Buffer to use by stack to avoid cyw43 shared bus overrun
|
|
#define MAX_NR_CONTROLLER_ACL_BUFFERS 3
|
|
#define MAX_NR_CONTROLLER_SCO_PACKETS 3
|
|
|
|
// Enable and configure HCI Controller to Host Flow Control to avoid cyw43 shared bus overrun
|
|
#define ENABLE_HCI_CONTROLLER_TO_HOST_FLOW_CONTROL
|
|
#define HCI_HOST_ACL_PACKET_LEN 1024
|
|
#define HCI_HOST_ACL_PACKET_NUM 3
|
|
#define HCI_HOST_SCO_PACKET_LEN 120
|
|
#define HCI_HOST_SCO_PACKET_NUM 3
|
|
|
|
// Link Key DB and LE Device DB using TLV on top of Flash Sector interface
|
|
#define NVM_NUM_DEVICE_DB_ENTRIES 16
|
|
#define NVM_NUM_LINK_KEYS 16
|
|
|
|
// We don't give btstack a malloc, so use a fixed-size ATT DB.
|
|
#define MAX_ATT_DB_SIZE 512
|
|
|
|
// BTstack HAL configuration
|
|
#define HAVE_EMBEDDED_TIME_MS
|
|
|
|
// map btstack_assert onto Pico SDK assert()
|
|
#define HAVE_ASSERT
|
|
|
|
// Some USB dongles take longer to respond to HCI reset (e.g. BCM20702A).
|
|
#define HCI_RESET_RESEND_TIMEOUT_MS 1000
|
|
|
|
#define ENABLE_SOFTWARE_AES128
|
|
#define ENABLE_MICRO_ECC_FOR_LE_SECURE_CONNECTIONS
|
|
|
|
#undef HAVE_BTSTACK_STDIN
|