adafruit-mirror/esp-idf
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Update Kconfig in ulp module

Browse source 
such that fsm and riscv are no longer mutually exclusive at compile time
This commit is contained in:
eightycc 2025-04-16 15:08:42 -07:00 committed by Scott Shawcroft
parent e7062537ee
commit 3fd8531e65
No known key found for this signature in database
1 changed files with 14 additions and 16 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

30
components/ulp/Kconfig
View file

@ -8,23 +8,21 @@ menu "Ultra Low Power (ULP) Co-processor"
Enable this feature if you plan to use the ULP Co-processor.
Once this option is enabled, further ULP co-processor configuration will appear in the menu.
choice ULP_COPROC_TYPE
prompt "ULP Co-processor type"
depends on ULP_COPROC_ENABLED
default ULP_COPROC_TYPE_RISCV if (IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3)
config ULP_COPROC_TYPE_FSM
bool "Enable ULP FSM (Finite State Machine)"
depends on (SOC_ULP_FSM_SUPPORTED && ULP_COPROC_ENABLED)
help
Choose the ULP Coprocessor type: ULP FSM (Finite State Machine) or ULP RISC-V.
config ULP_COPROC_TYPE_FSM
bool "ULP FSM (Finite State Machine)"
depends on SOC_ULP_FSM_SUPPORTED
config ULP_COPROC_TYPE_RISCV
bool "ULP RISC-V"
depends on SOC_RISCV_COPROC_SUPPORTED
config ULP_COPROC_TYPE_LP_CORE
bool "LP core RISC-V"
depends on SOC_LP_CORE_SUPPORTED
endchoice
Note: On devices with both ULP FSM and ULP RISC-V, both ULPs can be enabled simultaneously at compile-time,
but may not be used simultaneously at run-time.
config ULP_COPROC_TYPE_RISCV
bool "Enable ULP RISC-V"
depends on (SOC_RISCV_COPROC_SUPPORTED && ULP_COPROC_ENABLED)
help
Note: On devices with both ULP FSM and ULP RISC-V, both ULPs can be enabled simultaneously at compile-time,
but may not be used simultaneously at run-time.
config ULP_COPROC_TYPE_LP_CORE
bool "Enable LP core RISC-V"
depends on (SOC_LP_CORE_SUPPORTED && ULP_COPROC_ENABLED)
config ULP_COPROC_RESERVE_MEM
int