tests: kernel: gen_isr_table: Fix test for nRF VPR targets
Test was using interrupt lines which does not exist on nRF VPR targets. nRF54Lx FLPR has interrupts >= 16 and nRF54Hx PPR does not have interrupt 17. Added configuration which works for nrf54h20_cpuppr and nrf54lx_flpr. Signed-off-by: Krzysztof Chruściński <krzysztof.chruscinski@nordicsemi.no>
This commit is contained in:
parent
db8a47a2ec
commit
0359f37263
1 changed files with 15 additions and 4 deletions
|
|
@ -20,10 +20,21 @@ extern uint32_t _irq_vector_table[];
|
|||
|
||||
#if defined(CONFIG_RISCV)
|
||||
#if defined(CONFIG_NRFX_CLIC)
|
||||
#define ISR1_OFFSET 15
|
||||
#define ISR3_OFFSET 16
|
||||
#define ISR5_OFFSET 17
|
||||
#define TRIG_CHECK_SIZE 18
|
||||
|
||||
#if defined(CONFIG_SOC_SERIES_NRF54LX) && defined(CONFIG_RISCV_CORE_NORDIC_VPR)
|
||||
#define ISR1_OFFSET 16
|
||||
#define ISR3_OFFSET 17
|
||||
#define ISR5_OFFSET 18
|
||||
#define TRIG_CHECK_SIZE 19
|
||||
#elif defined(CONFIG_SOC_NRF54H20_CPUPPR)
|
||||
#define ISR1_OFFSET 14
|
||||
#define ISR3_OFFSET 15
|
||||
#define ISR5_OFFSET 16
|
||||
#define TRIG_CHECK_SIZE 17
|
||||
#else
|
||||
#error "Target not supported"
|
||||
#endif
|
||||
|
||||
#elif defined(CONFIG_RISCV_HAS_CLIC)
|
||||
#define ISR1_OFFSET 3
|
||||
#define ISR3_OFFSET 17
|
||||
|
|
|
|||
Loading…
Reference in a new issue