dts: arm: st: add reset control for display peripheral
add reset control registers information (on RCC_BUS_RSTR LTDCRST bit) for display peripheral reset. Signed-off-by: Fabrice DJIATSA <fabrice.djiatsa-ext@st.com>
This commit is contained in:
parent
af57912af5
commit
07cdebaf8e
11 changed files with 15 additions and 2 deletions
|
|
@ -25,6 +25,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x04000000>;
|
||||
resets = <&rctl STM32_RESET(APB2, 26U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -17,6 +17,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_err";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x04000000>;
|
||||
resets = <&rctl STM32_RESET(APB2, 26U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -18,6 +18,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_err";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x04000000>;
|
||||
resets = <&rctl STM32_RESET(APB2, 26U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -88,6 +88,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000008>;
|
||||
resets = <&rctl STM32_RESET(APB3, 4U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -49,6 +49,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000008>;
|
||||
resets = <&rctl STM32_RESET(APB3, 4U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -42,6 +42,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000008>;
|
||||
resets = <&rctl STM32_RESET(APB3, 4U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -49,6 +49,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000008>;
|
||||
resets = <&rctl STM32_RESET(APB3, 4U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -52,6 +52,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB3 0x00000008>;
|
||||
resets = <&rctl STM32_RESET(APB3, 4U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -17,7 +17,8 @@
|
|||
reg = <0x40016800 0x200>;
|
||||
interrupts = <91 0>, <92 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x40000000>;
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x04000000>;
|
||||
resets = <&rctl STM32_RESET(APB2, 26U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -395,6 +395,7 @@
|
|||
interrupts = <88 0>, <89 0>;
|
||||
interrupt-names = "ltdc", "ltdc_er";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB4 0x00000001>;
|
||||
resets = <&rctl STM32_RESET(APB4, 26U)>;
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -6,7 +6,7 @@ description: STM32 LCD-TFT display controller
|
|||
|
||||
compatible: "st,stm32-ltdc"
|
||||
|
||||
include: [lcd-controller.yaml, pinctrl-device.yaml]
|
||||
include: [lcd-controller.yaml, pinctrl-device.yaml, reset-device.yaml]
|
||||
|
||||
properties:
|
||||
disp-on-gpios:
|
||||
|
|
@ -30,6 +30,9 @@ properties:
|
|||
clocks:
|
||||
required: true
|
||||
|
||||
resets:
|
||||
required: true
|
||||
|
||||
interrupts:
|
||||
required: true
|
||||
|
||||
|
|
|
|||
Loading…
Reference in a new issue