soc: esp32c6: Add GP timers support
Add device tree configuration for GP timers peripheral. Signed-off-by: Raffael Rostagno <raffael.rostagno@espressif.com>
This commit is contained in:
parent
a4e31487d5
commit
299f9a5f60
1 changed files with 22 additions and 0 deletions
|
|
@ -97,6 +97,28 @@
|
||||||
status = "okay";
|
status = "okay";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
timer0: counter@60008000 {
|
||||||
|
compatible = "espressif,esp32-timer";
|
||||||
|
reg = <0x60008000 DT_SIZE_K(4)>;
|
||||||
|
clocks = <&rtc ESP32_TIMG0_MODULE>;
|
||||||
|
group = <0>;
|
||||||
|
index = <0>;
|
||||||
|
interrupts = <TG0_T0_LEVEL_INTR_SOURCE IRQ_DEFAULT_PRIORITY 0>;
|
||||||
|
interrupt-parent = <&intc>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
|
timer1: counter@60009000 {
|
||||||
|
compatible = "espressif,esp32-timer";
|
||||||
|
reg = <0x60009000 DT_SIZE_K(4)>;
|
||||||
|
clocks = <&rtc ESP32_TIMG1_MODULE>;
|
||||||
|
group = <1>;
|
||||||
|
index = <0>;
|
||||||
|
interrupts = <TG1_T0_LEVEL_INTR_SOURCE IRQ_DEFAULT_PRIORITY 0>;
|
||||||
|
interrupt-parent = <&intc>;
|
||||||
|
status = "disabled";
|
||||||
|
};
|
||||||
|
|
||||||
rtc: rtc@600b0000 {
|
rtc: rtc@600b0000 {
|
||||||
compatible = "espressif,esp32-rtc";
|
compatible = "espressif,esp32-rtc";
|
||||||
reg = <0x600B0000 DT_SIZE_K(1)>;
|
reg = <0x600B0000 DT_SIZE_K(1)>;
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue