boards: silabs: removed FLASH_BASE_ADDRESS

Removed FLASH_BASE_ADDRESS configuration from various boards' Kconfig.
The only thing needed in order to do this was to update the relevant dtsi
files so that the flash0 node has its reg property configured properly.

Signed-off-by: Yishai Jaffe <yishai1999@gmail.com>
This commit is contained in:
Yishai Jaffe 2024-12-18 14:21:38 +02:00 committed by Benjamin Cabé
parent ab9af6f161
commit 503721bbcc
13 changed files with 13 additions and 55 deletions

View file

@ -9,10 +9,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x08000000
if SOC_GECKO_USE_RAIL
config FPU

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x0
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -10,10 +10,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x08000000
config LOG_BACKEND_SWO_FREQ_HZ
default 875000
depends on LOG_BACKEND_SWO

View file

@ -12,10 +12,6 @@ config CMU_HFXO_FREQ
config CMU_LFXO_FREQ
default 32768
config FLASH_BASE_ADDRESS
hex
default 0x08000000
if SOC_GECKO_USE_RAIL
config FPU

View file

@ -268,7 +268,7 @@
#address-cells = <1>;
#size-cells = <1>;
flash0: flash@0 {
flash0: flash@8000000 {
compatible = "soc-nv-flash";
write-block-size = <4>;
erase-block-size = <8192>;

View file

@ -16,11 +16,9 @@
compatible = "silabs,efr32mg24b020f1536im40",
"silabs,efr32mg24", "silabs,efr32",
"simple-bus";
flash-controller@50030000 {
flash0: flash@0 {
reg = <0 DT_SIZE_K(1536)>;
};
};
};
};
&flash0 {
reg = <0x08000000 DT_SIZE_K(1536)>;
};

View file

@ -16,11 +16,9 @@
compatible = "silabs,efr32mg24b220f1536im48",
"silabs,efr32mg24", "silabs,efr32",
"simple-bus";
flash-controller@50030000 {
flash0: flash@0 {
reg = <0 DT_SIZE_K(1536)>;
};
};
};
};
&flash0 {
reg = <0x08000000 DT_SIZE_K(1536)>;
};

View file

@ -16,11 +16,9 @@
compatible = "silabs,efr32mg24b310f1536im48",
"silabs,efr32mg24", "silabs,efr32",
"simple-bus";
flash-controller@50030000 {
flash0: flash@0 {
reg = <0 DT_SIZE_K(1536)>;
};
};
};
};
&flash0 {
reg = <0x08000000 DT_SIZE_K(1536)>;
};