adafruit-mirror/zephyr
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions 9

drivers: ethernet: oa_tc6: add c22/c45 registers read/write mdio APIs

Browse source 
Implement c22/c45 registers mdio read/write APIs for the lan865x mdio
driver to provide interface to the lan865x internal PHY driver.

Signed-off-by: Parthiban Veerasooran <parthiban.veerasooran@microchip.com>
Signed-off-by: Lukasz Majewski <lukma@denx.de>
This commit is contained in:
Parthiban Veerasooran 2024-12-16 16:33:37 +05:30 committed by Benjamin Cabé
parent edacd99c04
commit 757581e43a
2 changed files with 140 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

64
drivers/ethernet/oa_tc6.c
View file

@ -4,6 +4,7 @@
* SPDX-License-Identifier: Apache-2.0 * SPDX-License-Identifier: Apache-2.0
*/ */
#include <zephyr/net/mdio.h>
#include "oa_tc6.h" #include "oa_tc6.h"
#include <zephyr/logging/log.h> #include <zephyr/logging/log.h>
@ -158,6 +159,69 @@ int oa_tc6_reg_rmw(struct oa_tc6 *tc6, const uint32_t reg, uint32_t mask, uint32
return oa_tc6_reg_write(tc6, reg, tmp); return oa_tc6_reg_write(tc6, reg, tmp);
} }
int oa_tc6_mdio_read(struct oa_tc6 *tc6, uint8_t prtad, uint8_t regad, uint16_t *data)
{
return oa_tc6_reg_read(
tc6, OA_TC6_PHY_STD_REG_ADDR_BASE | (regad & OA_TC6_PHY_STD_REG_ADDR_MASK),
(uint32_t *)data);
}
int oa_tc6_mdio_write(struct oa_tc6 *tc6, uint8_t prtad, uint8_t regad, uint16_t data)
{
return oa_tc6_reg_write(
tc6, OA_TC6_PHY_STD_REG_ADDR_BASE | (regad & OA_TC6_PHY_STD_REG_ADDR_MASK), data);
}
static int oa_tc6_get_phy_c45_mms(int devad)
{
switch (devad) {
case MDIO_MMD_PCS:
return OA_TC6_PHY_C45_PCS_MMS2;
case MDIO_MMD_PMAPMD:
return OA_TC6_PHY_C45_PMA_PMD_MMS3;
case MDIO_MMD_VENDOR_SPECIFIC2:
return OA_TC6_PHY_C45_VS_PLCA_MMS4;
case MDIO_MMD_AN:
return OA_TC6_PHY_C45_AUTO_NEG_MMS5;
default:
return -EOPNOTSUPP;
}
}
int oa_tc6_mdio_read_c45(struct oa_tc6 *tc6, uint8_t prtad, uint8_t devad, uint16_t regad,
uint16_t *data)
{
uint32_t tmp;
int ret;
ret = oa_tc6_get_phy_c45_mms(devad);
if (ret < 0) {
return ret;
}
ret = oa_tc6_reg_read(tc6, (ret << 16) | regad, &tmp);
if (ret < 0) {
return ret;
}
*data = (uint16_t)tmp;
return 0;
}
int oa_tc6_mdio_write_c45(struct oa_tc6 *tc6, uint8_t prtad, uint8_t devad, uint16_t regad,
uint16_t data)
{
int ret;
ret = oa_tc6_get_phy_c45_mms(devad);
if (ret < 0) {
return ret;
}
return oa_tc6_reg_write(tc6, (ret << 16) | regad, (uint32_t)data);
}
int oa_tc6_set_protected_ctrl(struct oa_tc6 *tc6, bool prote) int oa_tc6_set_protected_ctrl(struct oa_tc6 *tc6, bool prote)
{ {
int ret; int ret;

76
drivers/ethernet/oa_tc6.h
View file

@ -80,6 +80,18 @@
#define OA_TC6_FTR_RCA_MAX GENMASK(4, 0) #define OA_TC6_FTR_RCA_MAX GENMASK(4, 0)
#define OA_TC6_FTR_TXC_MAX GENMASK(4, 0) #define OA_TC6_FTR_TXC_MAX GENMASK(4, 0)
/* PHY Clause 22 registers base address and mask */
#define OA_TC6_PHY_STD_REG_ADDR_BASE 0xFF00
#define OA_TC6_PHY_STD_REG_ADDR_MASK 0x1F
/* PHY – Clause 45 registers memory map selector (MMS) as per table 6 in the
* OPEN Alliance specification.
*/
#define OA_TC6_PHY_C45_PCS_MMS2 2 /* MMD 3 */
#define OA_TC6_PHY_C45_PMA_PMD_MMS3 3 /* MMD 1 */
#define OA_TC6_PHY_C45_VS_PLCA_MMS4 4 /* MMD 31 */
#define OA_TC6_PHY_C45_AUTO_NEG_MMS5 5 /* MMD 7 */
/** /**
* @brief OA TC6 data. * @brief OA TC6 data.
*/ */
@ -243,4 +255,68 @@ int oa_tc6_reg_rmw(struct oa_tc6 *tc6, const uint32_t reg, uint32_t mask, uint32
* @return 0 if successful, <0 otherwise. * @return 0 if successful, <0 otherwise.
*/ */
int oa_tc6_check_status(struct oa_tc6 *tc6); int oa_tc6_check_status(struct oa_tc6 *tc6);
/**
* @brief Read C22 registers using MDIO Bus
*
* This routine provides an interface to perform a C22 register read on the
* MAC-PHY MDIO bus.
*
* @param[in] tc6 Pointer to the tc6 structure for the MAC-PHY
* @param[in] prtad Port address
* @param[in] regad Register address
* @param data Pointer to receive read data
*
* @return 0 if successful, <0 otherwise.
*/
int oa_tc6_mdio_read(struct oa_tc6 *tc6, uint8_t prtad, uint8_t regad, uint16_t *data);
/**
* @brief Write C22 registers using MDIO Bus
*
* This routine provides an interface to perform a C22 register write on the
* MAC-PHY MDIO bus.
*
* @param[in] tc6 Pointer to the tc6 structure for the MAC-PHY
* @param[in] prtad Port address
* @param[in] regad Register address
* @param[in] data Write data
*
* @return 0 if successful, <0 otherwise.
*/
int oa_tc6_mdio_write(struct oa_tc6 *tc6, uint8_t prtad, uint8_t regad, uint16_t data);
/**
* @brief Read C45 registers using MDIO Bus
*
* This routine provides an interface to perform a C45 register read on the
* MAC-PHY MDIO bus.
*
* @param[in] tc6 Pointer to the tc6 structure for the MAC-PHY
* @param[in] prtad Port address
* @param[in] devad MMD device address
* @param[in] regad Register address
* @param data Pointer to receive read data
*
* @return 0 if successful, <0 otherwise.
*/
int oa_tc6_mdio_read_c45(struct oa_tc6 *tc6, uint8_t prtad, uint8_t devad, uint16_t regad,
uint16_t *data);
/**
* @brief Write C45 registers using MDIO Bus
*
* This routine provides an interface to perform a C45 register write on the
* MAC-PHY MDIO bus.
*
* @param[in] tc6 Pointer to the tc6 structure for the MAC-PHY
* @param[in] prtad Port address
* @param[in] devad MMD device address
* @param[in] regad Register address
* @param[in] data Write data
*
* @return 0 if successful, <0 otherwise.
*/
int oa_tc6_mdio_write_c45(struct oa_tc6 *tc6, uint8_t prtad, uint8_t devad, uint16_t regad,
uint16_t data);
#endif /* OA_TC6_CFG_H__ */ #endif /* OA_TC6_CFG_H__ */