nxp: adsp: enable usage of DCACHE API
With the transition to HWMv2, `CONFIG_CPU_HAS_DCACHE` is no longer selected. This causes issues with Sound Open Firmware since this configuration allows the usage of DCACHE-related cache management operations. As such, to fix said issues, select `CONFIG_CPU_HAS_DCACHE` on all NXP ADSP SOCs. Signed-off-by: Laurentiu Mihalcea <laurentiu.mihalcea@nxp.com>
This commit is contained in:
parent
a30795e1f6
commit
f91065b7c9
4 changed files with 4 additions and 0 deletions
|
|
@ -10,6 +10,7 @@ config SOC_MIMX8QM_ADSP
|
|||
select GEN_ISR_TABLES
|
||||
select XTENSA_SMALL_VECTOR_TABLE_ENTRY
|
||||
select HAS_MCUX
|
||||
select CPU_HAS_DCACHE
|
||||
|
||||
config MCUX_CORE_SUFFIX
|
||||
default "_dsp" if SOC_MIMX8QM_ADSP
|
||||
|
|
|
|||
|
|
@ -48,6 +48,7 @@ config SOC_MIMX8MP_ADSP
|
|||
select HAS_MCUX_CCM if CLOCK_CONTROL
|
||||
select HAS_MCUX_IOMUXC if PINCTRL
|
||||
select PINCTRL_IMX if HAS_MCUX_IOMUXC
|
||||
select CPU_HAS_DCACHE
|
||||
|
||||
config SOC_MIMX8MP_M7
|
||||
select ARM
|
||||
|
|
|
|||
|
|
@ -9,3 +9,4 @@ config SOC_MIMX8ULP_ADSP
|
|||
select ATOMIC_OPERATIONS_BUILTIN
|
||||
select GEN_ISR_TABLES
|
||||
select XTENSA_SMALL_VECTOR_TABLE_ENTRY
|
||||
select CPU_HAS_DCACHE
|
||||
|
|
|
|||
|
|
@ -10,6 +10,7 @@ config SOC_MIMX8QXP_ADSP
|
|||
select GEN_ISR_TABLES
|
||||
select XTENSA_SMALL_VECTOR_TABLE_ENTRY
|
||||
select HAS_MCUX
|
||||
select CPU_HAS_DCACHE
|
||||
|
||||
config MCUX_CORE_SUFFIX
|
||||
default "_dsp" if SOC_MIMX8QXP_ADSP
|
||||
|
|
|
|||
Loading…
Reference in a new issue