adafruit-mirror/zephyr
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions 9

modules: lvgl: Rename the VDB custom section Kconfig name

Browse source 
There are 4 Kconfig names about the "Draw Buffer". Rename 'VBD' to 'VDB'
in Kconfig option 'LV_Z_*VBD*_CUSTOM_SECTION' to make name consistent.

config LV_Z_VDB_ALIGN
	int "Rending buffer alignment"

config LV_Z_VBD_CUSTOM_SECTION
	bool "Link rendering buffers to custom section"

config LV_Z_DOUBLE_VDB
	bool "Use two rendering buffers"

config LV_Z_VDB_SIZE
	int "Rendering buffer size"
	default 100 if LV_Z_FULL_REFRESH

And the draw buffer definition is now:

	static uint8_t buf0[BUFFER_SIZE]
	#ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
		Z_GENERIC_SECTION(.lvgl_buf)
	#endif
			__aligned(CONFIG_LV_Z_VDB_ALIGN);

Signed-off-by: Haiyue Wang <haiyuewa@163.com>
This commit is contained in:
Haiyue Wang 2024-12-26 20:22:19 +08:00 committed by Fabio Baltieri
parent afa54a23f3
commit f9bff7f32f
12 changed files with 18 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
boards/nxp/mimxrt595_evk/CMakeLists.txt
View file

@ -28,5 +28,5 @@ if(CONFIG_NXP_IMXRT_BOOT_HEADER)
endif() endif()
# Add custom linker section to relocate framebuffers to PSRAM # Add custom linker section to relocate framebuffers to PSRAM
zephyr_linker_sources_ifdef(CONFIG_LV_Z_VBD_CUSTOM_SECTION zephyr_linker_sources_ifdef(CONFIG_LV_Z_VDB_CUSTOM_SECTION
SECTIONS dc_ram.ld) SECTIONS dc_ram.ld)

6
boards/nxp/mimxrt595_evk/board.c
View file

@ -344,7 +344,7 @@ static int mimxrt595_evk_init(void)
} }
#ifdef CONFIG_LV_Z_VBD_CUSTOM_SECTION #ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
extern char __flexspi2_start[]; extern char __flexspi2_start[];
extern char __flexspi2_end[]; extern char __flexspi2_end[];
@ -358,14 +358,14 @@ static int init_psram_framebufs(void)
return 0; return 0;
} }
#endif /* CONFIG_LV_Z_VBD_CUSTOM_SECTION */ #endif /* CONFIG_LV_Z_VDB_CUSTOM_SECTION */
#if CONFIG_REGULATOR #if CONFIG_REGULATOR
/* PMIC setup is dependent on the regulator API */ /* PMIC setup is dependent on the regulator API */
SYS_INIT(board_config_pmic, POST_KERNEL, CONFIG_APPLICATION_INIT_PRIORITY); SYS_INIT(board_config_pmic, POST_KERNEL, CONFIG_APPLICATION_INIT_PRIORITY);
#endif #endif
#ifdef CONFIG_LV_Z_VBD_CUSTOM_SECTION #ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
/* Framebuffers should be setup after PSRAM is initialized but before /* Framebuffers should be setup after PSRAM is initialized but before
* Graphics framework init * Graphics framework init
*/ */

2
boards/renesas/ek_ra8d1/Kconfig.defconfig
View file

@ -17,7 +17,7 @@ config MEMC
if LVGL if LVGL
config LV_Z_VBD_CUSTOM_SECTION config LV_Z_VDB_CUSTOM_SECTION
default y default y
endif # LVGL endif # LVGL

2
boards/shields/rk055hdmipi4m/boards/mimxrt595_evk_mimxrt595s_cm33.conf
View file

@ -6,7 +6,7 @@
# Use external framebuffer memory # Use external framebuffer memory
CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_MEM=y CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_MEM=y
CONFIG_LV_Z_VBD_CUSTOM_SECTION=y CONFIG_LV_Z_VDB_CUSTOM_SECTION=y
# Use FlexSPI2 for framebuffer (pSRAM is present on this bus) # Use FlexSPI2 for framebuffer (pSRAM is present on this bus)
CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_ADDR=0x38400000 CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_ADDR=0x38400000
# M33 core and LCDIF both access FlexSPI2 through the same cache, # M33 core and LCDIF both access FlexSPI2 through the same cache,

2
boards/shields/rk055hdmipi4ma0/boards/mimxrt595_evk_mimxrt595s_cm33.conf
View file

@ -6,7 +6,7 @@
# Use external framebuffer memory # Use external framebuffer memory
CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_MEM=y CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_MEM=y
CONFIG_LV_Z_VBD_CUSTOM_SECTION=y CONFIG_LV_Z_VDB_CUSTOM_SECTION=y
# Use FlexSPI2 for framebuffer (pSRAM is present on this bus) # Use FlexSPI2 for framebuffer (pSRAM is present on this bus)
CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_ADDR=0x38400000 CONFIG_MCUX_DCNANO_LCDIF_EXTERNAL_FB_ADDR=0x38400000
# M33 core and LCDIF both access FlexSPI2 through the same cache, # M33 core and LCDIF both access FlexSPI2 through the same cache,

2
boards/shields/st_b_lcd40_dsi1_mb1166/boards/stm32h747i_disco_stm32h747xx_m7.defconfig
View file

@ -11,7 +11,7 @@ config STM32_LTDC_FB_NUM
config LV_Z_DOUBLE_VDB config LV_Z_DOUBLE_VDB
default y default y
config LV_Z_VBD_CUSTOM_SECTION config LV_Z_VDB_CUSTOM_SECTION
default y default y
config LV_Z_FULL_REFRESH config LV_Z_FULL_REFRESH

2
boards/st/stm32h747i_disco/CMakeLists.txt
View file

@ -5,5 +5,5 @@
# #
# Add custom linker section to relocate framebuffers to PSRAM # Add custom linker section to relocate framebuffers to PSRAM
zephyr_linker_sources_ifdef(CONFIG_LV_Z_VBD_CUSTOM_SECTION zephyr_linker_sources_ifdef(CONFIG_LV_Z_VDB_CUSTOM_SECTION
SECTIONS dc_ram.ld) SECTIONS dc_ram.ld)

2
boards/st/stm32h7b3i_dk/CMakeLists.txt
View file

@ -5,5 +5,5 @@
# #
# Add custom linker section to relocate framebuffers to PSRAM # Add custom linker section to relocate framebuffers to PSRAM
zephyr_linker_sources_ifdef(CONFIG_LV_Z_VBD_CUSTOM_SECTION zephyr_linker_sources_ifdef(CONFIG_LV_Z_VDB_CUSTOM_SECTION
SECTIONS dc_ram.ld) SECTIONS dc_ram.ld)

2
boards/st/stm32h7b3i_dk/Kconfig.defconfig
View file

@ -40,7 +40,7 @@ config LV_Z_DOUBLE_VDB
config LV_Z_FULL_REFRESH config LV_Z_FULL_REFRESH
default y default y
config LV_Z_VBD_CUSTOM_SECTION config LV_Z_VDB_CUSTOM_SECTION
default y default y
config LV_Z_FLUSH_THREAD config LV_Z_FLUSH_THREAD

3
doc/releases/migration-guide-4.1.rst
View file

@ -99,6 +99,9 @@ LVGL
:kconfig:option:`CONFIG_LV_Z_FLUSH_THREAD_PRIORITY` and its value is now interpreted as an :kconfig:option:`CONFIG_LV_Z_FLUSH_THREAD_PRIORITY` and its value is now interpreted as an
absolute priority instead of a cooperative one. absolute priority instead of a cooperative one.
* The config option :kconfig:option:`CONFIG_LV_Z_VBD_CUSTOM_SECTION` is now called
:kconfig:option:`CONFIG_LV_Z_VDB_CUSTOM_SECTION`.
Device Drivers and Devicetree Device Drivers and Devicetree
***************************** *****************************

2
modules/lvgl/Kconfig.memory
View file

@ -83,7 +83,7 @@ config LV_Z_VDB_ALIGN
buffer may be accessed as a uint8_t *, uint16_t *, or uint32_t *, buffer may be accessed as a uint8_t *, uint16_t *, or uint32_t *,
so buffer must be aligned to prevent unaligned memory access so buffer must be aligned to prevent unaligned memory access
config LV_Z_VBD_CUSTOM_SECTION config LV_Z_VDB_CUSTOM_SECTION
bool "Link rendering buffers to custom section" bool "Link rendering buffers to custom section"
depends on LV_Z_BUFFER_ALLOC_STATIC depends on LV_Z_BUFFER_ALLOC_STATIC
help help

6
modules/lvgl/lvgl.c
View file

@ -53,14 +53,14 @@ struct lvgl_disp_data disp_data = {
* prevent unaligned memory accesses. * prevent unaligned memory accesses.
*/ */
static uint8_t buf0[BUFFER_SIZE] static uint8_t buf0[BUFFER_SIZE]
#ifdef CONFIG_LV_Z_VBD_CUSTOM_SECTION #ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
Z_GENERIC_SECTION(.lvgl_buf) Z_GENERIC_SECTION(.lvgl_buf)
#endif #endif
__aligned(CONFIG_LV_Z_VDB_ALIGN); __aligned(CONFIG_LV_Z_VDB_ALIGN);
#ifdef CONFIG_LV_Z_DOUBLE_VDB #ifdef CONFIG_LV_Z_DOUBLE_VDB
static uint8_t buf1[BUFFER_SIZE] static uint8_t buf1[BUFFER_SIZE]
#ifdef CONFIG_LV_Z_VBD_CUSTOM_SECTION #ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
Z_GENERIC_SECTION(.lvgl_buf) Z_GENERIC_SECTION(.lvgl_buf)
#endif #endif
__aligned(CONFIG_LV_Z_VDB_ALIGN); __aligned(CONFIG_LV_Z_VDB_ALIGN);
@ -68,7 +68,7 @@ static uint8_t buf1[BUFFER_SIZE]
#if ALLOC_MONOCHROME_CONV_BUFFER #if ALLOC_MONOCHROME_CONV_BUFFER
static uint8_t mono_vtile_buf[BUFFER_SIZE] static uint8_t mono_vtile_buf[BUFFER_SIZE]
#ifdef CONFIG_LV_Z_VBD_CUSTOM_SECTION #ifdef CONFIG_LV_Z_VDB_CUSTOM_SECTION
Z_GENERIC_SECTION(.lvgl_buf) Z_GENERIC_SECTION(.lvgl_buf)
#endif #endif
__aligned(CONFIG_LV_Z_VDB_ALIGN); __aligned(CONFIG_LV_Z_VDB_ALIGN);