This is Intel's proprietary IP which controls individual module reset signals. During each system driver initialization, these reset signals will be used to bring module out of reset state. Signed-off-by: Navinkumar Balabakthan <navinkumar.balabakthan@intel.com> Signed-off-by: Girisha Dengi <girisha.dengi@intel.com>
9 lines
270 B
Text
9 lines
270 B
Text
# Copyright (c) 2022, Intel Corporation
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config RESET_INTEL_SOCFPGA
|
|
bool "Intel SoC FPGA Reset Controller driver"
|
|
default y
|
|
depends on DT_HAS_INTEL_SOCFPGA_RESET_ENABLED
|
|
help
|
|
Enable the Reset driver for Intel SoC FPGA device
|