Add TI OMAP interprocessor mailbox nodes for AM62X M4, the user ID assignment is as per thec corresponding mailbox interrupt assignment for the core. More details can be found in the device TRM Mailbox section: https://www.ti.com/lit/ug/spruiv7a/spruiv7a.pdf Signed-off-by: Vaishnav Achath <vaishnav.a@ti.com> |
||
|---|---|---|
| .. | ||
| arc/synopsys | ||
| arm | ||
| arm64 | ||
| bindings | ||
| common | ||
| nios2/intel | ||
| posix | ||
| riscv | ||
| sparc/gaisler | ||
| x86/intel | ||
| xtensa | ||
| binding-template.yaml | ||
| Kconfig | ||