3092d96e5b
What is changed? - Added a new mps3 board an552 for the soc corstone300. The qualifier to build/run application with board mps3/an552 is `mps3/corstone300/an552` for secure and `mps3/corstone300/an552/ns` for non-secure. - Added FVP variant to enable FVP testing with corstone300 and it uses the ARM FVP `FVP_Corstone_SSE-300_Ethos-U55`. The qualifier to build/run application with FVP is `mps3/corstone300/fvp` for secure and `mps3/corstone300/fvp/ns` for non-secure. - Note: the qualifier to build/run application with board mps3/an547 is now changed to `mps3/corstone300/an547` for secure and `mps3/corstone300/an547/ns` for non-secure. How is it changed? - Moved common code from mps3/an547 to corstone300. - Renamed soc for an547 to corstone300 and added a new soc corstone300/an552. Why do we need this change? - This enables FVP support and testing for corstone300. - SOC/qualifier for mps3/an547 was renamed to reduce code redundancy - A separate FVP variant was added for AN552 because, the TFM board used for non-secure variant differs for FPGA and FVP. TFM board `arm/mps3/corstone300/fvp` should be used when testing AN552 with FVP and `arm/mps3/corstone300/an552` should be used when testing with AN552 FPGA. Signed-off-by: Sudan Landge <sudan.landge@arm.com>
25 lines
736 B
YAML
25 lines
736 B
YAML
tests:
|
|
libraries.cmsis_dsp.quaternionmath:
|
|
filter: ((CONFIG_CPU_AARCH32_CORTEX_R or CONFIG_CPU_CORTEX_M) and CONFIG_FULL_LIBC_SUPPORTED
|
|
) or CONFIG_ARCH_POSIX
|
|
integration_platforms:
|
|
- frdm_k64f
|
|
- sam_e70_xplained/same70q21
|
|
- mps2/an521/cpu0
|
|
- native_sim
|
|
tags: cmsis-dsp
|
|
min_flash: 128
|
|
min_ram: 64
|
|
libraries.cmsis_dsp.quaternionmath.fpu:
|
|
filter: ((CONFIG_CPU_AARCH32_CORTEX_R or CONFIG_CPU_CORTEX_M) and CONFIG_CPU_HAS_FPU
|
|
and CONFIG_FULL_LIBC_SUPPORTED) or CONFIG_ARCH_POSIX
|
|
integration_platforms:
|
|
- mps2/an521/cpu1
|
|
- mps3/corstone300/an547
|
|
tags:
|
|
- cmsis-dsp
|
|
- fpu
|
|
extra_configs:
|
|
- CONFIG_FPU=y
|
|
min_flash: 128
|
|
min_ram: 64
|