| .. |
|
andes
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
efinix
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
espressif/esp32c3
|
dts: bindings: can: deprecate the sjw and sjw-data properties
|
2023-09-28 16:28:56 +02:00 |
|
gigadevice
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
ite
|
ITE: dts: it8xxx2: Correct the clock frequency of baud rate
|
2023-10-03 18:26:45 +01:00 |
|
lowrisc
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
microchip
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
niosv
|
dts: riscv: niosv: Fix status string
|
2023-09-19 15:23:36 +01:00 |
|
openisa
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
sifive
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
starfive
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
telink
|
riscv: telink_b91: fix compilation
|
2023-09-18 13:03:45 -04:00 |
|
neorv32.dtsi
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
riscv32-litex-vexriscv.dtsi
|
dts/riscv: add missing riscv,isa fields and modify existing ones
|
2023-09-14 14:34:34 +02:00 |
|
virt.dtsi
|
dts: riscv: virt: use sifive,clint0
|
2022-08-02 09:12:31 +02:00 |