| .. |
|
andes
|
dts: bindings: add andestech,l2c
|
2024-04-22 09:19:27 -04:00 |
|
efinix
|
dts: riscv: Fix incorrect plic size
|
2024-07-02 22:21:17 -04:00 |
|
espressif
|
boards: esp32c3_devkitc: Added support
|
2024-08-13 18:21:10 -04:00 |
|
gd
|
dts/riscv: add riscv compatible string where it's missing
|
2024-01-31 10:41:49 +01:00 |
|
ite
|
drivers: pinctrl: ITE: Add a property configure pin current strength
|
2024-06-06 00:41:35 -07:00 |
|
lowrisc
|
dts: opentitan: update plic interrupt count to match spec
|
2024-03-22 09:23:46 +00:00 |
|
microchip
|
dts: mbox: add PolarFire SoC mailbox interface
|
2024-02-01 04:33:16 -05:00 |
|
niosv
|
dts/riscv: add riscv compatible string where it's missing
|
2024-01-31 10:41:49 +01:00 |
|
nordic
|
dts: nordic: nrf54h20: Fix PPR CLIC address
|
2024-08-07 19:01:55 -04:00 |
|
openisa
|
soc/openisa: enable the C extension
|
2024-07-03 15:06:14 -04:00 |
|
qemu
|
dts: set the riscv,isa property for virt-based targets
|
2024-05-15 09:30:23 +02:00 |
|
sifive
|
dts: sifive: Update SoC compats
|
2024-04-18 14:56:00 +02:00 |
|
starfive
|
dts: jh7110: fix memory definitions
|
2024-04-09 14:20:39 +02:00 |
|
telink
|
drivers: intc: plic: define all registers' offset in the driver
|
2023-10-04 09:06:28 -04:00 |
|
neorv32.dtsi
|
dts/riscv: add riscv compatible string where it's missing
|
2024-01-31 10:41:49 +01:00 |
|
renode_riscv32_virt.dtsi
|
dts: riscv: add a SoC dtsi for Renode RISC-V Virt SoC
|
2024-01-08 12:35:10 +01:00 |
|
riscv32-litex-vexriscv.dtsi
|
drivers: ethernet: litex: add phy
|
2024-08-05 16:29:06 +02:00 |
708783a93e