d8f186aa4a
Add an API that utilizes the ARM semihosting mechanism to interact with the host system when a device is being emulated or run under a debugger. RISCV is implemented in terms of the ARM implementation, and therefore the ARM definitions cross enough architectures to be defined 'common'. Functionality is exposed as a separate API instead of syscall implementations (`_lseek`, `_open`, etc) due to various quirks with the ARM mechanisms that means function arguments are not standard. For more information see: https://developer.arm.com/documentation/dui0471/m/what-is-semihosting- Signed-off-by: Jordan Yates <jordan.yates@data61.csiro.au> impl
71 lines
2.1 KiB
CMake
71 lines
2.1 KiB
CMake
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
if(CONFIG_GEN_ISR_TABLES)
|
|
zephyr_library()
|
|
|
|
zephyr_library_sources_ifdef(
|
|
CONFIG_GEN_ISR_TABLES
|
|
sw_isr_common.c
|
|
)
|
|
endif()
|
|
|
|
if(NOT CONFIG_ARCH_HAS_TIMING_FUNCTIONS AND
|
|
NOT CONFIG_SOC_HAS_TIMING_FUNCTIONS AND
|
|
NOT CONFIG_BOARD_HAS_TIMING_FUNCTIONS)
|
|
zephyr_library_sources_ifdef(CONFIG_TIMING_FUNCTIONS timing.c)
|
|
endif()
|
|
|
|
# Put functions and data in their own binary sections so that ld can
|
|
# garbage collect them
|
|
zephyr_cc_option(-ffunction-sections -fdata-sections)
|
|
|
|
zephyr_linker_sources_ifdef(CONFIG_GEN_ISR_TABLES
|
|
SECTIONS
|
|
${ZEPHYR_BASE}/include/linker/intlist.ld
|
|
)
|
|
|
|
if(CONFIG_GEN_ISR_TABLES)
|
|
zephyr_linker_section(NAME .intList VMA IDT_LIST LMA IDT_LIST NOINPUT PASS NOT LINKER_ZEPHYR_FINAL)
|
|
zephyr_linker_section_configure(SECTION .intList KEEP INPUT ".irq_info" FIRST)
|
|
zephyr_linker_section_configure(SECTION .intList KEEP INPUT ".intList")
|
|
|
|
zephyr_linker_section_configure(SECTION /DISCARD/ KEEP INPUT ".irq_info" PASS LINKER_ZEPHYR_FINAL)
|
|
zephyr_linker_section_configure(SECTION /DISCARD/ KEEP INPUT ".intList" PASS LINKER_ZEPHYR_FINAL)
|
|
endif()
|
|
|
|
zephyr_linker_sources_ifdef(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
|
|
RAM_SECTIONS
|
|
ramfunc.ld
|
|
)
|
|
|
|
zephyr_linker_sources_ifdef(CONFIG_NOCACHE_MEMORY
|
|
RAM_SECTIONS
|
|
nocache.ld
|
|
)
|
|
|
|
# Only ARM, X86 and OPENISA_RV32M1_RISCV32 use ROM_START_OFFSET.
|
|
if (DEFINED CONFIG_ARM OR DEFINED CONFIG_X86 OR DEFINED CONFIG_ARM64
|
|
OR DEFINED CONFIG_SOC_OPENISA_RV32M1_RISCV32)
|
|
zephyr_linker_sources(ROM_START SORT_KEY 0x0 rom_start_offset.ld)
|
|
# Handled in ld.cmake
|
|
endif()
|
|
|
|
|
|
# isr_tables is a normal CMake library and not a zephyr_library because it
|
|
# should not be --whole-archive'd
|
|
if (CONFIG_GEN_ISR_TABLES)
|
|
add_library(isr_tables
|
|
isr_tables.c
|
|
)
|
|
|
|
add_dependencies(isr_tables zephyr_generated_headers)
|
|
target_link_libraries(isr_tables zephyr_interface)
|
|
zephyr_library_link_libraries(isr_tables)
|
|
endif()
|
|
|
|
if(CONFIG_COVERAGE)
|
|
zephyr_compile_options($<TARGET_PROPERTY:compiler,coverage>)
|
|
zephyr_link_libraries($<TARGET_PROPERTY:linker,coverage>)
|
|
endif()
|
|
|
|
zephyr_sources_ifdef(CONFIG_SEMIHOST semihost.c)
|