410 lines
12 KiB
C
410 lines
12 KiB
C
/*
|
|
Copyright (c) 2015 Arduino LLC. All right reserved.
|
|
SAMD51 support added by Adafruit - Copyright (c) 2018 Dean Miller for Adafruit Industries
|
|
|
|
This library is free software; you can redistribute it and/or
|
|
modify it under the terms of the GNU Lesser General Public
|
|
License as published by the Free Software Foundation; either
|
|
version 2.1 of the License, or (at your option) any later version.
|
|
|
|
This library is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
|
|
See the GNU Lesser General Public License for more details.
|
|
|
|
You should have received a copy of the GNU Lesser General Public
|
|
License along with this library; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include <stdint.h>
|
|
#include "sam.h"
|
|
#include <limits.h>
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Definitions and types for pins */
|
|
typedef enum _EAnalogChannel
|
|
{
|
|
No_ADC_Channel=-1,
|
|
ADC_Channel0=0,
|
|
ADC_Channel1=1,
|
|
ADC_Channel2=2,
|
|
ADC_Channel3=3,
|
|
ADC_Channel4=4,
|
|
ADC_Channel5=5,
|
|
ADC_Channel6=6,
|
|
ADC_Channel7=7,
|
|
#if defined __SAMD21J18A__ || defined(__SAMD51__)
|
|
ADC_Channel8=8,
|
|
ADC_Channel9=9,
|
|
#endif // __SAMD21J18A__
|
|
ADC_Channel10=10,
|
|
ADC_Channel11=11,
|
|
#if defined __SAMD21J18A__ || defined(__SAMD51__)
|
|
ADC_Channel12=12,
|
|
ADC_Channel13=13,
|
|
ADC_Channel14=14,
|
|
ADC_Channel15=15,
|
|
#endif // __SAMD21J18A__
|
|
ADC_Channel16=16,
|
|
ADC_Channel17=17,
|
|
ADC_Channel18=18,
|
|
ADC_Channel19=19,
|
|
DAC_Channel0,
|
|
DAC_Channel1,
|
|
ADC_Channel_Bandgap=0x1B,
|
|
ADC_Channel_PTAT=0x1C,
|
|
} EAnalogChannel ;
|
|
|
|
#if defined(__SAMD51__)
|
|
|
|
#if defined(__SAMD51G19A__)
|
|
|
|
typedef enum _ETCChannel
|
|
{
|
|
NOT_ON_TIMER=-1,
|
|
TCC0_CH0 = (0<<8)|(0),
|
|
TCC0_CH1 = (0<<8)|(1),
|
|
TCC0_CH2 = (0<<8)|(2),
|
|
TCC0_CH3 = (0<<8)|(3),
|
|
TCC0_CH4 = (0<<8)|(4),
|
|
TCC0_CH5 = (0<<8)|(5),
|
|
TCC1_CH0 = (1<<8)|(0),
|
|
TCC1_CH1 = (1<<8)|(1),
|
|
TCC1_CH2 = (1<<8)|(2),
|
|
TCC1_CH3 = (1<<8)|(3),
|
|
TCC2_CH0 = (2<<8)|(0),
|
|
TCC2_CH1 = (2<<8)|(1),
|
|
TCC2_CH2 = (2<<8)|(2),
|
|
TC0_CH0 = (3<<8)|(0),
|
|
TC0_CH1 = (3<<8)|(1),
|
|
TC1_CH0 = (4<<8)|(0),
|
|
TC1_CH1 = (4<<8)|(1),
|
|
TC2_CH0 = (5<<8)|(0),
|
|
TC2_CH1 = (5<<8)|(1),
|
|
TC3_CH0 = (6<<8)|(0),
|
|
TC3_CH1 = (6<<8)|(1),
|
|
} ETCChannel ;
|
|
#elif defined(__SAMD51J19A__) || defined(__SAMD51J20A__)
|
|
|
|
typedef enum _ETCChannel
|
|
{
|
|
NOT_ON_TIMER=-1,
|
|
TCC0_CH0 = (0<<8)|(0),
|
|
TCC0_CH1 = (0<<8)|(1),
|
|
TCC0_CH2 = (0<<8)|(2),
|
|
TCC0_CH3 = (0<<8)|(3),
|
|
TCC0_CH4 = (0<<8)|(4),
|
|
TCC0_CH5 = (0<<8)|(5),
|
|
TCC0_CH6 = (0<<8)|(6),
|
|
TCC0_CH7 = (0<<8)|(7),
|
|
TCC1_CH0 = (1<<8)|(0),
|
|
TCC1_CH1 = (1<<8)|(1),
|
|
TCC1_CH2 = (1<<8)|(2),
|
|
TCC1_CH3 = (1<<8)|(3),
|
|
TCC1_CH4 = (1<<8)|(4),
|
|
TCC1_CH5 = (1<<8)|(5),
|
|
TCC1_CH6 = (1<<8)|(6),
|
|
TCC1_CH7 = (1<<8)|(7),
|
|
TCC2_CH0 = (2<<8)|(0),
|
|
TCC2_CH1 = (2<<8)|(1),
|
|
TCC2_CH2 = (2<<8)|(2),
|
|
TCC3_CH0 = (3<<8)|(0),
|
|
TCC3_CH1 = (3<<8)|(1),
|
|
TCC4_CH0 = (4<<8)|(0),
|
|
TCC4_CH1 = (4<<8)|(1),
|
|
TC0_CH0 = (5<<8)|(0),
|
|
TC0_CH1 = (5<<8)|(1),
|
|
TC1_CH0 = (6<<8)|(0),
|
|
TC1_CH1 = (6<<8)|(1),
|
|
TC2_CH0 = (7<<8)|(0),
|
|
TC2_CH1 = (7<<8)|(1),
|
|
TC3_CH0 = (8<<8)|(0),
|
|
TC3_CH1 = (8<<8)|(1),
|
|
TC4_CH0 = (9<<8)|(0),
|
|
TC4_CH1 = (9<<8)|(1),
|
|
TC5_CH0 = (10<<8)|(0),
|
|
TC5_CH1 = (10<<8)|(1),
|
|
TC6_CH0 = (11<<8)|(0),
|
|
TC6_CH1 = (11<<8)|(1),
|
|
TC7_CH0 = (12<<8)|(0),
|
|
TC7_CH1 = (12<<8)|(1),
|
|
} ETCChannel ;
|
|
|
|
#elif defined(__SAMD51P19A__) || defined(__SAMD51P20A__)
|
|
|
|
typedef enum _ETCChannel
|
|
{
|
|
NOT_ON_TIMER=-1,
|
|
TCC0_CH0 = (0<<8)|(0),
|
|
TCC0_CH1 = (0<<8)|(1),
|
|
TCC0_CH2 = (0<<8)|(2),
|
|
TCC0_CH3 = (0<<8)|(3),
|
|
TCC0_CH4 = (0<<8)|(4),
|
|
TCC0_CH5 = (0<<8)|(5),
|
|
TCC1_CH0 = (1<<8)|(0),
|
|
TCC1_CH1 = (1<<8)|(1),
|
|
TCC1_CH2 = (1<<8)|(2),
|
|
TCC1_CH3 = (1<<8)|(3),
|
|
TCC2_CH0 = (2<<8)|(0),
|
|
TCC2_CH1 = (2<<8)|(1),
|
|
TCC2_CH2 = (2<<8)|(2),
|
|
TCC3_CH0 = (3<<8)|(0),
|
|
TCC3_CH1 = (3<<8)|(1),
|
|
TCC4_CH0 = (4<<8)|(0),
|
|
TCC4_CH1 = (4<<8)|(1),
|
|
TC0_CH0 = (5<<8)|(0),
|
|
TC0_CH1 = (5<<8)|(1),
|
|
TC1_CH0 = (6<<8)|(0),
|
|
TC1_CH1 = (6<<8)|(1),
|
|
TC2_CH0 = (7<<8)|(0),
|
|
TC2_CH1 = (7<<8)|(1),
|
|
TC3_CH0 = (8<<8)|(0),
|
|
TC3_CH1 = (8<<8)|(1),
|
|
TC4_CH0 = (9<<8)|(0),
|
|
TC4_CH1 = (9<<8)|(1),
|
|
TC5_CH0 = (10<<8)|(0),
|
|
TC5_CH1 = (10<<8)|(1),
|
|
TC6_CH0 = (11<<8)|(0),
|
|
TC6_CH1 = (11<<8)|(1),
|
|
TC7_CH0 = (12<<8)|(0),
|
|
TC7_CH1 = (12<<8)|(1),
|
|
} ETCChannel ;
|
|
|
|
#endif
|
|
|
|
typedef ETCChannel EPWMChannel;
|
|
extern const uint32_t GCLK_CLKCTRL_IDs[TCC_INST_NUM+TC_INST_NUM];
|
|
|
|
#define NOT_ON_PWM NOT_ON_TIMER
|
|
|
|
#else
|
|
// Definitions for TC channels
|
|
typedef enum _ETCChannel
|
|
{
|
|
NOT_ON_TIMER=-1,
|
|
TCC0_CH0 = (0<<8)|(0),
|
|
TCC0_CH1 = (0<<8)|(1),
|
|
TCC0_CH2 = (0<<8)|(2),
|
|
TCC0_CH3 = (0<<8)|(3),
|
|
TCC0_CH4 = (0<<8)|(0), // Channel 4 is 0!
|
|
TCC0_CH5 = (0<<8)|(1), // Channel 5 is 1!
|
|
TCC0_CH6 = (0<<8)|(2), // Channel 6 is 2!
|
|
TCC0_CH7 = (0<<8)|(3), // Channel 7 is 3!
|
|
TCC1_CH0 = (1<<8)|(0),
|
|
TCC1_CH1 = (1<<8)|(1),
|
|
TCC1_CH2 = (1<<8)|(0), // Channel 2 is 0!
|
|
TCC1_CH3 = (1<<8)|(1), // Channel 3 is 1!
|
|
TCC2_CH0 = (2<<8)|(0),
|
|
TCC2_CH1 = (2<<8)|(1),
|
|
TCC2_CH2 = (2<<8)|(0), // Channel 2 is 0!
|
|
TCC2_CH3 = (2<<8)|(1), // Channel 3 is 1!
|
|
TC3_CH0 = (3<<8)|(0),
|
|
TC3_CH1 = (3<<8)|(1),
|
|
TC4_CH0 = (4<<8)|(0),
|
|
TC4_CH1 = (4<<8)|(1),
|
|
TC5_CH0 = (5<<8)|(0),
|
|
TC5_CH1 = (5<<8)|(1),
|
|
#if defined (__SAMD21J18A__)
|
|
TC6_CH0 = (6<<8)|(0),
|
|
TC6_CH1 = (6<<8)|(1),
|
|
TC7_CH0 = (7<<8)|(0),
|
|
TC7_CH1 = (7<<8)|(1),
|
|
#endif // __SAMD21J18A__
|
|
} ETCChannel ;
|
|
|
|
// Definitions for PWM channels
|
|
typedef enum _EPWMChannel
|
|
{
|
|
NOT_ON_PWM=-1,
|
|
PWM0_CH0=TCC0_CH0,
|
|
PWM0_CH1=TCC0_CH1,
|
|
PWM0_CH2=TCC0_CH2,
|
|
PWM0_CH3=TCC0_CH3,
|
|
PWM0_CH4=TCC0_CH4,
|
|
PWM0_CH5=TCC0_CH5,
|
|
PWM0_CH6=TCC0_CH6,
|
|
PWM0_CH7=TCC0_CH7,
|
|
PWM1_CH0=TCC1_CH0,
|
|
PWM1_CH1=TCC1_CH1,
|
|
PWM1_CH2=TCC1_CH2,
|
|
PWM1_CH3=TCC1_CH3,
|
|
PWM2_CH0=TCC2_CH0,
|
|
PWM2_CH1=TCC2_CH1,
|
|
PWM2_CH2=TCC2_CH2,
|
|
PWM2_CH3=TCC2_CH3,
|
|
PWM3_CH0=TC3_CH0,
|
|
PWM3_CH1=TC3_CH1,
|
|
PWM4_CH0=TC4_CH0,
|
|
PWM4_CH1=TC4_CH1,
|
|
PWM5_CH0=TC5_CH0,
|
|
PWM5_CH1=TC5_CH1,
|
|
#if defined(__SAMD21J18A__)
|
|
PWM6_CH0=TC6_CH0,
|
|
PWM6_CH1=TC6_CH1,
|
|
PWM7_CH0=TC7_CH0,
|
|
PWM7_CH1=TC7_CH1,
|
|
#endif // __SAMD21J18A__
|
|
} EPWMChannel ;
|
|
|
|
#endif
|
|
|
|
extern const void* g_apTCInstances[TCC_INST_NUM+TC_INST_NUM] ;
|
|
|
|
#define GetTCNumber( x ) ( (x) >> 8 )
|
|
#define GetTCChannelNumber( x ) ( (x) & 0xff )
|
|
#define GetTC( x ) ( g_apTCInstances[(x) >> 8] )
|
|
|
|
typedef enum _EPortType
|
|
{
|
|
NOT_A_PORT=-1,
|
|
PORTA=0,
|
|
PORTB=1,
|
|
PORTC=2,
|
|
PORTD=3,
|
|
} EPortType ;
|
|
|
|
#define PIN_NOT_A_PIN (UINT_MAX)
|
|
|
|
typedef enum
|
|
{
|
|
EXTERNAL_INT_0 = 0,
|
|
EXTERNAL_INT_1,
|
|
EXTERNAL_INT_2,
|
|
EXTERNAL_INT_3,
|
|
EXTERNAL_INT_4,
|
|
EXTERNAL_INT_5,
|
|
EXTERNAL_INT_6,
|
|
EXTERNAL_INT_7,
|
|
EXTERNAL_INT_8,
|
|
EXTERNAL_INT_9,
|
|
EXTERNAL_INT_10,
|
|
EXTERNAL_INT_11,
|
|
EXTERNAL_INT_12,
|
|
EXTERNAL_INT_13,
|
|
EXTERNAL_INT_14,
|
|
EXTERNAL_INT_15,
|
|
EXTERNAL_INT_NMI,
|
|
EXTERNAL_NUM_INTERRUPTS,
|
|
NOT_AN_INTERRUPT = -1,
|
|
EXTERNAL_INT_NONE = NOT_AN_INTERRUPT,
|
|
} EExt_Interrupts ;
|
|
|
|
//A B C D E F G H
|
|
//EIC REF ADC AC PTC DAC SERCOM SERCOM_ALT TC/TCC TCC COM AC/GCLK
|
|
|
|
typedef enum _EPioType
|
|
{
|
|
PIO_NOT_A_PIN=-1, /* Not under control of a peripheral. */
|
|
PIO_EXTINT=0, /* The pin is controlled by the associated signal of peripheral A. */
|
|
PIO_ANALOG, /* The pin is controlled by the associated signal of peripheral B. */
|
|
PIO_SERCOM, /* The pin is controlled by the associated signal of peripheral C. */
|
|
PIO_SERCOM_ALT, /* The pin is controlled by the associated signal of peripheral D. */
|
|
PIO_TIMER, /* The pin is controlled by the associated signal of peripheral E. */
|
|
PIO_TIMER_ALT, /* The pin is controlled by the associated signal of peripheral F. */
|
|
#if defined(__SAMD51__)
|
|
PIO_TCC_PDEC, /* The pin is controlled by the associated signal of peripheral G. */
|
|
PIO_COM, /* The pin is controlled by the associated signal of peripheral H. */
|
|
PIO_SDHC, /* The pin is controlled by the associated signal of peripheral I. */
|
|
PIO_I2S, /* The pin is controlled by the associated signal of peripheral J. */
|
|
PIO_PCC, /* The pin is controlled by the associated signal of peripheral K. */
|
|
PIO_GMAC, /* The pin is controlled by the associated signal of peripheral L. */
|
|
PIO_AC_CLK, /* The pin is controlled by the associated signal of peripheral M. */
|
|
PIO_CCL, /* The pin is controlled by the associated signal of peripheral N. */
|
|
#else
|
|
PIO_COM, /* The pin is controlled by the associated signal of peripheral G. */
|
|
PIO_AC_CLK, /* The pin is controlled by the associated signal of peripheral H. */
|
|
#endif
|
|
PIO_DIGITAL, /* The pin is controlled by PORT. */
|
|
PIO_INPUT, /* The pin is controlled by PORT and is an input. */
|
|
PIO_INPUT_PULLUP, /* The pin is controlled by PORT and is an input with internal pull-up resistor enabled. */
|
|
PIO_OUTPUT, /* The pin is controlled by PORT and is an output. */
|
|
|
|
PIO_PWM=PIO_TIMER,
|
|
PIO_PWM_ALT=PIO_TIMER_ALT,
|
|
} EPioType ;
|
|
|
|
/**
|
|
* Pin Attributes to be OR-ed
|
|
*/
|
|
#define PIN_ATTR_NONE (0UL<<0)
|
|
#define PIN_ATTR_COMBO (1UL<<0)
|
|
#define PIN_ATTR_ANALOG (1UL<<1)
|
|
#define PIN_ATTR_DIGITAL (1UL<<2)
|
|
#define PIN_ATTR_TIMER (1UL<<4)
|
|
#define PIN_ATTR_TIMER_ALT (1UL<<5)
|
|
#define PIN_ATTR_EXTINT (1UL<<6)
|
|
#define PIN_ATTR_ANALOG_ALT (1UL<<7)
|
|
|
|
#if defined(__SAMD51__)
|
|
// these correspond to the mux table
|
|
#define PIN_ATTR_PWM_E (1UL<<3)
|
|
#define PIN_ATTR_PWM_F (1UL<<8)
|
|
#define PIN_ATTR_PWM_G (1UL<<9)
|
|
#else
|
|
#define PIN_ATTR_PWM (1UL<<3)
|
|
#endif
|
|
|
|
/* Types used for the table below */
|
|
typedef struct _PinDescription
|
|
{
|
|
EPortType ulPort ;
|
|
uint32_t ulPin ;
|
|
EPioType ulPinType ;
|
|
uint32_t ulPinAttribute ;
|
|
EAnalogChannel ulADCChannelNumber ; /* ADC Channel number in the SAM device */
|
|
EPWMChannel ulPWMChannel ;
|
|
ETCChannel ulTCChannel ;
|
|
EExt_Interrupts ulExtInt ;
|
|
} PinDescription ;
|
|
|
|
/* Pins table to be instantiated into variant.cpp */
|
|
extern const PinDescription g_APinDescription[] ;
|
|
|
|
/* Generic Clock Multiplexer IDs */
|
|
#define GCM_DFLL48M_REF (0x00U)
|
|
#define GCM_FDPLL96M_INPUT (0x01U)
|
|
#define GCM_FDPLL96M_32K (0x02U)
|
|
#define GCM_WDT (0x03U)
|
|
#define GCM_RTC (0x04U)
|
|
#define GCM_EIC (0x05U)
|
|
#define GCM_USB (0x06U)
|
|
#define GCM_EVSYS_CHANNEL_0 (0x07U)
|
|
#define GCM_EVSYS_CHANNEL_1 (0x08U)
|
|
#define GCM_EVSYS_CHANNEL_2 (0x09U)
|
|
#define GCM_EVSYS_CHANNEL_3 (0x0AU)
|
|
#define GCM_EVSYS_CHANNEL_4 (0x0BU)
|
|
#define GCM_EVSYS_CHANNEL_5 (0x0CU)
|
|
#define GCM_EVSYS_CHANNEL_6 (0x0DU)
|
|
#define GCM_EVSYS_CHANNEL_7 (0x0EU)
|
|
#define GCM_EVSYS_CHANNEL_8 (0x0FU)
|
|
#define GCM_EVSYS_CHANNEL_9 (0x10U)
|
|
#define GCM_EVSYS_CHANNEL_10 (0x11U)
|
|
#define GCM_EVSYS_CHANNEL_11 (0x12U)
|
|
#define GCM_SERCOMx_SLOW (0x13U)
|
|
#define GCM_SERCOM0_CORE (0x14U)
|
|
#define GCM_SERCOM1_CORE (0x15U)
|
|
#define GCM_SERCOM2_CORE (0x16U)
|
|
#define GCM_SERCOM3_CORE (0x17U)
|
|
#define GCM_SERCOM4_CORE (0x18U)
|
|
#define GCM_SERCOM5_CORE (0x19U)
|
|
#define GCM_TCC0_TCC1 (0x1AU)
|
|
#define GCM_TCC2_TC3 (0x1BU)
|
|
#define GCM_TC4_TC5 (0x1CU)
|
|
#define GCM_TC6_TC7 (0x1DU)
|
|
#define GCM_ADC (0x1EU)
|
|
#define GCM_AC_DIG (0x1FU)
|
|
#define GCM_AC_ANA (0x20U)
|
|
#define GCM_DAC (0x21U)
|
|
#define GCM_PTC (0x22U)
|
|
#define GCM_I2S_0 (0x23U)
|
|
#define GCM_I2S_1 (0x24U)
|
|
|
|
#ifdef __cplusplus
|
|
} // extern "C"
|
|
#endif
|