Conor Paxton 0db19661e6 dts: riscv: introduce PolarFire SoC GPIO interface ... Add support for the Microchip PolarFire SoC GPIO interface Signed-off-by: Conor Paxton <conor.paxton@microchip.com>		2022-08-01 10:29:21 +02:00
..
arc/synopsys	dts: arc: Remove label property from devicetrees	2022-07-20 09:23:45 -05:00
arm	mec15xx: pinctrl for both mec15xx and mec17xx	2022-08-01 10:28:23 +02:00
arm64	dts: arm64: Remove label property from devicetrees	2022-07-27 18:47:57 +02:00
bindings	dts: riscv: introduce PolarFire SoC GPIO interface	2022-08-01 10:29:21 +02:00
common	dts/arm: stm32: Add clocks nodes on stm32wb,l4 and stm32f4 series	2021-04-27 11:53:37 +02:00
nios2/intel	dts: nios2: Remove label property from devicetrees	2022-07-23 09:27:32 -05:00
posix	dts: posix: Add DTS support for POSIX architecture	2019-05-28 21:14:19 -04:00
riscv	dts: riscv: introduce PolarFire SoC GPIO interface	2022-08-01 10:29:21 +02:00
sparc/gaisler	dts: sparc: Remove label property from devicetrees	2022-07-22 02:51:14 -05:00
x86/intel	dts: x86: Remove label property from devicetrees	2022-07-22 02:51:45 -05:00
xtensa	dts: xtensa: espressif: esp32: add twai devicetree node	2022-07-30 17:32:04 +01:00
binding-template.yaml	doc: devicetree: overhaul bindings guide	2021-04-22 15:32:10 +02:00
Kconfig	dts: Introduce Kconfig.dts	2022-07-19 09:39:49 -07:00